Wafer Level Integrated Systems

PREFACE From the perspective of complex systems, conventional IC's can be regarded as “discrete” devices ... Wafer-scale integration has played an important role over the past few years in highlighting the system level issues which will ...

Wafer Level Integrated Systems

From the perspective of complex systems, conventional Ie's can be regarded as "discrete" devices interconnected according to system design objectives imposed at the circuit board level and higher levels in the system implementation hierarchy. However, silicon monolithic circuits have progressed to such complex functions that a transition from a philosophy of integrated circuits (Ie's) to one of integrated sys tems is necessary. Wafer-scale integration has played an important role over the past few years in highlighting the system level issues which will most significantly impact the implementation of complex monolithic systems and system components. Rather than being a revolutionary approach, wafer-scale integration will evolve naturally from VLSI as defect avoidance, fault tolerance and testing are introduced into VLSI circuits. Successful introduction of defect avoidance, for example, relaxes limits imposed by yield and cost on Ie dimensions, allowing the monolithic circuit's area to be chosen according to the natural partitioning of a system into individual functions rather than imposing area limits due to defect densities. The term "wafer level" is perhaps more appropriate than "wafer-scale". A "wafer-level" monolithic system component may have dimensions ranging from conventional yield-limited Ie dimensions to full wafer dimensions. In this sense, "wafer-scale" merely represents the obvious upper practical limit imposed by wafer sizes on the area of monolithic circuits. The transition to monolithic, wafer-level integrated systems will require a mapping of the full range of system design issues onto the design of monolithic circuit.

More Books:

Wafer-Level Integrated Systems
Language: en
Pages: 456
Authors: Stuart K. Tewksbury
Categories: Technology & Engineering
Type: BOOK - Published: 2012-12-06 - Publisher: Springer Science & Business Media

From the perspective of complex systems, conventional Ie's can be regarded as "discrete" devices interconnected according to system design objectives imposed at the circuit board level and higher levels in the system implementation hierarchy. However, silicon monolithic circuits have progressed to such complex functions that a transition from a philosophy
Intelligent Integrated Systems
Language: en
Pages: 516
Authors: Simon Deleonibus
Categories: Technology & Engineering
Type: BOOK - Published: 2014-04-09 - Publisher: CRC Press

This book gives a state-of-the-art overview by internationally recognized researchers of the architectures of breakthrough devices required for future intelligent integrated systems. The first section highlights Advanced Silicon-Based CMOS Technologies. New device and functional architectures are reviewed in chapters on Tunneling Field-Effect Transistors and 3-D monolithic Integration, which the alternative
Wafer-Level Chip-Scale Packaging
Language: en
Pages: 322
Authors: Shichun Qu, Yong Liu
Categories: Technology & Engineering
Type: BOOK - Published: 2014-09-10 - Publisher: Springer

Analog and Power Wafer Level Chip Scale Packaging presents a state-of-art and in-depth overview in analog and power WLCSP design, material characterization, reliability and modeling. Recent advances in analog and power electronic WLCSP packaging are presented based on the development of analog technology and power device integration. The book covers
Defect and Fault Tolerance in VLSI Systems
Language: en
Pages: 316
Authors: C.H. Stapper, V.K. Jain, Gabriele Saucier
Categories: Technology & Engineering
Type: BOOK - Published: 2013-06-29 - Publisher: Springer Science & Business Media

Higher circuit densities, increasingly more complex application ohjectives, and advanced packaging technologies have suhstantially increased the need to incorporate defect-tolerance and fault-tolerance in the design of VLSI and WSI systems. The goals of defect-tolerance and fault-tolerance are yield enhancement and improved reliahility. The emphasis on this area has resulted in
Wafer-Level Testing and Test During Burn-In for Integrated Circuits
Language: en
Pages: 198
Authors: Sudarshan Bahukudumbi, Krishnendu Chakrabarty
Categories: Technology & Engineering
Type: BOOK - Published: 2010 - Publisher: Artech House

Wafer-level testing refers to a critical process of subjecting integrated circuits and semiconductor devices to electrical testing while they are still in wafer form. Burn-in is a temperature/bias reliability stress test used in detecting and screening out potential early life device failures. This hands-on resource provides a comprehensive analysis of